Regviz
  • Browse

Browse Registers In Our Database

Browse below to find the registers you are looking for, or search for one. For each register you can visualize its contents, and for many there is some basic reference information.

Categories in RISC-V

  1. Debug

Registers in RISC-V

  1. Machine Cause (32-bit mcause)
  2. Machine Cause (64-bit mcause)
  3. Machine Counter-Enable (mcounteren)
  4. Machine Counter-Inhibit (mcounteren)
  5. Machine Environment Configuration (menvcfg)
  6. Machine Interrupt Enable (mie)
  7. Machine Interrupt Pending (mip)
  8. Machine Security Configuration (mseccfg)
  9. Machine Status (32-bit mstatus)
  10. Machine Status (32-bit mstatush)
  11. Machine Status (64-bit mstatus)
  12. Machine Trap-Vector Base-Address (32-bit mtvec)
  13. Machine Vendor ID (mvendorid)
  14. misa

A Quartersawn Software project.