Allwinner /D1H /CSIC /CSIC_DMA0 /CSIC_DMA_INT_EN_REG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CSIC_DMA_INT_EN_REG

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Description

CSIC DMA Interrupt Enable Register

Links

()