Regviz

Allwinner /D1H /SPI0 /SPI_BCC

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SPI_BCC

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Allwinner/D1H/SPI_DBI/SPI_BCC#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0stc0dbc0 (single)drm 0 (disable)quad_en

drm=single, quad_en=disable

Description

SPI Master Burst Control Register

Fields

stc

Master Single Mode Transmit Counter
dbc

Master Dummy Burst Counter
drm

Master Dual Mode RX Enable

0 (single): undefined

1 (dual): undefined
quad_en

Quad Mode Enable

0 (disable): undefined

1 (enable): undefined

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data