Regviz

Atmel /AT91SAM9G15 /PMECC /CLK

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CLK

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Atmel/AT91SAM9G25/PMECC/CLK#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0CLKCTRL

Description

PMECC Clock Control Register

Fields

CLKCTRL

Clock Control Register

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data