Regviz

Atmel /AT91SAM9M10 /DMAC /CHER

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CHER

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Atmel/AT91SAM9M11/DMAC/CHER#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ENA0)ENA0 0 (ENA1)ENA1 0 (ENA2)ENA2 0 (ENA3)ENA3 0 (ENA4)ENA4 0 (ENA5)ENA5 0 (ENA6)ENA6 0 (ENA7)ENA7 0 (SUSP0)SUSP0 0 (SUSP1)SUSP1 0 (SUSP2)SUSP2 0 (SUSP3)SUSP3 0 (SUSP4)SUSP4 0 (SUSP5)SUSP5 0 (SUSP6)SUSP6 0 (SUSP7)SUSP7 0 (KEEP0)KEEP0 0 (KEEP1)KEEP1 0 (KEEP2)KEEP2 0 (KEEP3)KEEP3 0 (KEEP4)KEEP4 0 (KEEP5)KEEP5 0 (KEEP6)KEEP6 0 (KEEP7)KEEP7

Description

DMAC Channel Handler Enable Register

Fields

ENA0

[7:0]
ENA1

[7:0]
ENA2

[7:0]
ENA3

[7:0]
ENA4

[7:0]
ENA5

[7:0]
ENA6

[7:0]
ENA7

[7:0]
SUSP0

[7:0]
SUSP1

[7:0]
SUSP2

[7:0]
SUSP3

[7:0]
SUSP4

[7:0]
SUSP5

[7:0]
SUSP6

[7:0]
SUSP7

[7:0]
KEEP0

[7:0]
KEEP1

[7:0]
KEEP2

[7:0]
KEEP3

[7:0]
KEEP4

[7:0]
KEEP5

[7:0]
KEEP6

[7:0]
KEEP7

[7:0]

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data