Regviz

Atmel /AT91SAM9M10 /TC0 /SR1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SR1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Atmel/AT91SAM9G20/TC0/SR1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (COVFS)COVFS 0 (LOVRS)LOVRS 0 (CPAS)CPAS 0 (CPBS)CPBS 0 (CPCS)CPCS 0 (LDRAS)LDRAS 0 (LDRBS)LDRBS 0 (ETRGS)ETRGS 0 (CLKSTA)CLKSTA 0 (MTIOA)MTIOA 0 (MTIOB)MTIOB

Description

Status Register (channel = 1)

Fields

COVFS

Counter Overflow Status
LOVRS

Load Overrun Status
CPAS

RA Compare Status
CPBS

RB Compare Status
CPCS

RC Compare Status
LDRAS

RA Loading Status
LDRBS

RB Loading Status
ETRGS

External Trigger Status
CLKSTA

Clock Enabling Status
MTIOA

TIOA Mirror
MTIOB

TIOB Mirror

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data