Atmel /AT91SAM9X35 /DMAC1 /CHSR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CHSR

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ENA0)ENA0 0 (ENA1)ENA1 0 (ENA2)ENA2 0 (ENA3)ENA3 0 (ENA4)ENA4 0 (ENA5)ENA5 0 (ENA6)ENA6 0 (ENA7)ENA7 0 (SUSP0)SUSP0 0 (SUSP1)SUSP1 0 (SUSP2)SUSP2 0 (SUSP3)SUSP3 0 (SUSP4)SUSP4 0 (SUSP5)SUSP5 0 (SUSP6)SUSP6 0 (SUSP7)SUSP7 0 (EMPT0)EMPT0 0 (EMPT1)EMPT1 0 (EMPT2)EMPT2 0 (EMPT3)EMPT3 0 (EMPT4)EMPT4 0 (EMPT5)EMPT5 0 (EMPT6)EMPT6 0 (EMPT7)EMPT7 0 (STAL0)STAL0 0 (STAL1)STAL1 0 (STAL2)STAL2 0 (STAL3)STAL3 0 (STAL4)STAL4 0 (STAL5)STAL5 0 (STAL6)STAL6 0 (STAL7)STAL7

Description

DMAC Channel Handler Status Register

Fields

ENA0

Enable [7:0]

ENA1

Enable [7:0]

ENA2

Enable [7:0]

ENA3

Enable [7:0]

ENA4

Enable [7:0]

ENA5

Enable [7:0]

ENA6

Enable [7:0]

ENA7

Enable [7:0]

SUSP0

Suspend [7:0]

SUSP1

Suspend [7:0]

SUSP2

Suspend [7:0]

SUSP3

Suspend [7:0]

SUSP4

Suspend [7:0]

SUSP5

Suspend [7:0]

SUSP6

Suspend [7:0]

SUSP7

Suspend [7:0]

EMPT0

Empty [7:0]

EMPT1

Empty [7:0]

EMPT2

Empty [7:0]

EMPT3

Empty [7:0]

EMPT4

Empty [7:0]

EMPT5

Empty [7:0]

EMPT6

Empty [7:0]

EMPT7

Empty [7:0]

STAL0

Stalled [7:0]

STAL1

Stalled [7:0]

STAL2

Stalled [7:0]

STAL3

Stalled [7:0]

STAL4

Stalled [7:0]

STAL5

Stalled [7:0]

STAL6

Stalled [7:0]

STAL7

Stalled [7:0]

Links

()