Regviz

Atmel /ATSAM3A8C /PWM /IER1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as IER1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Atmel/ATSAM3A8C/PWM/IER1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CHID0)CHID0 0 (CHID1)CHID1 0 (CHID2)CHID2 0 (CHID3)CHID3 0 (CHID4)CHID4 0 (CHID5)CHID5 0 (CHID6)CHID6 0 (CHID7)CHID7 0 (FCHID0)FCHID0 0 (FCHID1)FCHID1 0 (FCHID2)FCHID2 0 (FCHID3)FCHID3 0 (FCHID4)FCHID4 0 (FCHID5)FCHID5 0 (FCHID6)FCHID6 0 (FCHID7)FCHID7

Description

PWM Interrupt Enable Register 1

Fields

CHID0

Counter Event on Channel 0 Interrupt Enable
CHID1

Counter Event on Channel 1 Interrupt Enable
CHID2

Counter Event on Channel 2 Interrupt Enable
CHID3

Counter Event on Channel 3 Interrupt Enable
CHID4

Counter Event on Channel 4 Interrupt Enable
CHID5

Counter Event on Channel 5 Interrupt Enable
CHID6

Counter Event on Channel 6 Interrupt Enable
CHID7

Counter Event on Channel 7 Interrupt Enable
FCHID0

Fault Protection Trigger on Channel 0 Interrupt Enable
FCHID1

Fault Protection Trigger on Channel 1 Interrupt Enable
FCHID2

Fault Protection Trigger on Channel 2 Interrupt Enable
FCHID3

Fault Protection Trigger on Channel 3 Interrupt Enable
FCHID4

Fault Protection Trigger on Channel 4 Interrupt Enable
FCHID5

Fault Protection Trigger on Channel 5 Interrupt Enable
FCHID6

Fault Protection Trigger on Channel 6 Interrupt Enable
FCHID7

Fault Protection Trigger on Channel 7 Interrupt Enable

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data