Regviz

Atmel /ATSAM3A8C /UOTGHS /DEVICR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DEVICR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAMV71J20/USBHS/DEVICR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SUSPC)SUSPC 0 (MSOFC)MSOFC 0 (SOFC)SOFC 0 (EORSTC)EORSTC 0 (WAKEUPC)WAKEUPC 0 (EORSMC)EORSMC 0 (UPRSMC)UPRSMC

Description

Device Global Interrupt Clear Register

Fields

SUSPC

Suspend Interrupt Clear
MSOFC

Micro Start of Frame Interrupt Clear
SOFC

Start of Frame Interrupt Clear
EORSTC

End of Reset Interrupt Clear
WAKEUPC

Wake-Up Interrupt Clear
EORSMC

End of Resume Interrupt Clear
UPRSMC

Upstream Resume Interrupt Clear

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data