Regviz

Atmel /ATSAM3U1C /ADC12B /SR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Atmel/ATSAM3U2E/ADC/SR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (EOC0)EOC0 0 (EOC1)EOC1 0 (EOC2)EOC2 0 (EOC3)EOC3 0 (EOC4)EOC4 0 (EOC5)EOC5 0 (EOC6)EOC6 0 (EOC7)EOC7 0 (OVRE0)OVRE0 0 (OVRE1)OVRE1 0 (OVRE2)OVRE2 0 (OVRE3)OVRE3 0 (OVRE4)OVRE4 0 (OVRE5)OVRE5 0 (OVRE6)OVRE6 0 (OVRE7)OVRE7 0 (DRDY)DRDY 0 (GOVRE)GOVRE 0 (ENDRX)ENDRX 0 (RXBUFF)RXBUFF

Description

Status Register

Fields

EOC0

End of Conversion 0
EOC1

End of Conversion 1
EOC2

End of Conversion 2
EOC3

End of Conversion 3
EOC4

End of Conversion 4
EOC5

End of Conversion 5
EOC6

End of Conversion 6
EOC7

End of Conversion 7
OVRE0

Overrun Error 0
OVRE1

Overrun Error 1
OVRE2

Overrun Error 2
OVRE3

Overrun Error 3
OVRE4

Overrun Error 4
OVRE5

Overrun Error 5
OVRE6

Overrun Error 6
OVRE7

Overrun Error 7
DRDY

Data Ready
GOVRE

General Overrun Error
ENDRX

End of RX Buffer
RXBUFF

RX Buffer Full

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data