Regviz

Atmel /ATSAM3U1C /DMAC /CHDR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CHDR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Atmel/ATSAM3U2E/DMAC/CHDR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DIS0)DIS0 0 (DIS1)DIS1 0 (DIS2)DIS2 0 (DIS3)DIS3 0 (RES0)RES0 0 (RES1)RES1 0 (RES2)RES2 0 (RES3)RES3

Description

DMAC Channel Handler Disable Register

Fields

DIS0

Disable [3:0]
DIS1

Disable [3:0]
DIS2

Disable [3:0]
DIS3

Disable [3:0]
RES0

Resume [3:0]
RES1

Resume [3:0]
RES2

Resume [3:0]
RES3

Resume [3:0]

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data