Atmel /ATSAM3U2E /UDPHS /INTSTA

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INTSTA

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SPEED)SPEED 0 (DET_SUSPD)DET_SUSPD 0 (MICRO_SOF)MICRO_SOF 0 (INT_SOF)INT_SOF 0 (ENDRESET)ENDRESET 0 (WAKE_UP)WAKE_UP 0 (ENDOFRSM)ENDOFRSM 0 (UPSTR_RES)UPSTR_RES 0 (EPT_0)EPT_0 0 (EPT_1)EPT_1 0 (EPT_2)EPT_2 0 (EPT_3)EPT_3 0 (EPT_4)EPT_4 0 (EPT_5)EPT_5 0 (EPT_6)EPT_6 0 (DMA_1)DMA_1 0 (DMA_2)DMA_2 0 (DMA_3)DMA_3 0 (DMA_4)DMA_4 0 (DMA_5)DMA_5 0 (DMA_6)DMA_6

Description

UDPHS Interrupt Status Register

Fields

SPEED

Speed Status

DET_SUSPD

Suspend Interrupt

MICRO_SOF

Micro Start Of Frame Interrupt

INT_SOF

Start Of Frame Interrupt

ENDRESET

End Of Reset Interrupt

WAKE_UP

Wake Up CPU Interrupt

ENDOFRSM

End Of Resume Interrupt

UPSTR_RES

Upstream Resume Interrupt

EPT_0

Endpoint 0 Interrupt

EPT_1

Endpoint 1 Interrupt

EPT_2

Endpoint 2 Interrupt

EPT_3

Endpoint 3 Interrupt

EPT_4

Endpoint 4 Interrupt

EPT_5

Endpoint 5 Interrupt

EPT_6

Endpoint 6 Interrupt

DMA_1

DMA Channel 1 Interrupt

DMA_2

DMA Channel 2 Interrupt

DMA_3

DMA Channel 3 Interrupt

DMA_4

DMA Channel 4 Interrupt

DMA_5

DMA Channel 5 Interrupt

DMA_6

DMA Channel 6 Interrupt

Links

()