Regviz

Atmel /ATSAM3U4C /SSC /IER

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as IER

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAMV71J20/SSC/IER#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (TXRDY)TXRDY 0 (TXEMPTY)TXEMPTY 0 (RXRDY)RXRDY 0 (OVRUN)OVRUN 0 (CP0)CP0 0 (CP1)CP1 0 (TXSYN)TXSYN 0 (RXSYN)RXSYN

Description

Interrupt Enable Register

Fields

TXRDY

Transmit Ready Interrupt Enable
TXEMPTY

Transmit Empty Interrupt Enable
RXRDY

Receive Ready Interrupt Enable
OVRUN

Receive Overrun Interrupt Enable
CP0

Compare 0 Interrupt Enable
CP1

Compare 1 Interrupt Enable
TXSYN

Tx Sync Interrupt Enable
RXSYN

Rx Sync Interrupt Enable

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data