Regviz

Atmel /ATSAM3U4C /USART2 /CSR_SPI_MODE

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CSR_SPI_MODE

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Atmel/ATSAM3S1C/USART1/CSR_SPI_MODE#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (RXRDY)RXRDY 0 (TXRDY)TXRDY 0 (ENDRX)ENDRX 0 (ENDTX)ENDTX 0 (OVRE)OVRE 0 (TXEMPTY)TXEMPTY 0 (UNRE)UNRE 0 (TXBUFE)TXBUFE 0 (RXBUFF)RXBUFF

Description

Channel Status Register

Fields

RXRDY

Receiver Ready
TXRDY

Transmitter Ready
ENDRX
ENDTX
OVRE

Overrun Error
TXEMPTY

Transmitter Empty
UNRE

Underrun Error
TXBUFE
RXBUFF

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data