Atmel /ATSAM3X8C /PWM /IMR1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as IMR1

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CHID0)CHID0 0 (CHID1)CHID1 0 (CHID2)CHID2 0 (CHID3)CHID3 0 (CHID4)CHID4 0 (CHID5)CHID5 0 (CHID6)CHID6 0 (CHID7)CHID7 0 (FCHID0)FCHID0 0 (FCHID1)FCHID1 0 (FCHID2)FCHID2 0 (FCHID3)FCHID3 0 (FCHID4)FCHID4 0 (FCHID5)FCHID5 0 (FCHID6)FCHID6 0 (FCHID7)FCHID7

Description

PWM Interrupt Mask Register 1

Fields

CHID0

Counter Event on Channel 0 Interrupt Mask

CHID1

Counter Event on Channel 1 Interrupt Mask

CHID2

Counter Event on Channel 2 Interrupt Mask

CHID3

Counter Event on Channel 3 Interrupt Mask

CHID4

Counter Event on Channel 4 Interrupt Mask

CHID5

Counter Event on Channel 5 Interrupt Mask

CHID6

Counter Event on Channel 6 Interrupt Mask

CHID7

Counter Event on Channel 7 Interrupt Mask

FCHID0

Fault Protection Trigger on Channel 0 Interrupt Mask

FCHID1

Fault Protection Trigger on Channel 1 Interrupt Mask

FCHID2

Fault Protection Trigger on Channel 2 Interrupt Mask

FCHID3

Fault Protection Trigger on Channel 3 Interrupt Mask

FCHID4

Fault Protection Trigger on Channel 4 Interrupt Mask

FCHID5

Fault Protection Trigger on Channel 5 Interrupt Mask

FCHID6

Fault Protection Trigger on Channel 6 Interrupt Mask

FCHID7

Fault Protection Trigger on Channel 7 Interrupt Mask

Links

()