Regviz

Atmel /ATSAM4S4B /DACC /ISR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ISR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Atmel/ATSAM3S1C/DACC/ISR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (TXRDY)TXRDY 0 (EOC)EOC 0 (ENDTX)ENDTX 0 (TXBUFE)TXBUFE

Description

Interrupt Status Register

Fields

TXRDY

Transmit Ready Interrupt Flag
EOC

End of Conversion Interrupt Flag
ENDTX

End of DMA Interrupt Flag
TXBUFE

Transmit Buffer Empty

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data