Atmel /ATSAM4S4B /PWM /DT2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DT2

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0DTH0DTL

Description

PWM Channel Dead Time Register (ch_num = 2)

Fields

DTH

Dead-Time Value for PWMHx Output

DTL

Dead-Time Value for PWMLx Output

Links

()