Atmel /ATSAM4S4B /RTC /SR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SR

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (FREERUN)ACKUPD 0 (NO_ALARMEVENT)ALARM 0 (NO_SECEVENT)SEC 0 (NO_TIMEVENT)TIMEV 0 (NO_CALEVENT)CALEV 0 (CORRECT)TDERR

TDERR=CORRECT, CALEV=NO_CALEVENT, TIMEV=NO_TIMEVENT, ALARM=NO_ALARMEVENT, SEC=NO_SECEVENT, ACKUPD=FREERUN

Description

Status Register

Fields

ACKUPD

Acknowledge for Update

0 (FREERUN): Time and calendar registers cannot be updated.

1 (UPDATE): Time and calendar registers can be updated.

ALARM

Alarm Flag

0 (NO_ALARMEVENT): No alarm matching condition occurred.

1 (ALARMEVENT): An alarm matching condition has occurred.

SEC

Second Event

0 (NO_SECEVENT): No second event has occurred since the last clear.

1 (SECEVENT): At least one second event has occurred since the last clear.

TIMEV

Time Event

0 (NO_TIMEVENT): No time event has occurred since the last clear.

1 (TIMEVENT): At least one time event has occurred since the last clear.

CALEV

Calendar Event

0 (NO_CALEVENT): No calendar event has occurred since the last clear.

1 (CALEVENT): At least one calendar event has occurred since the last clear.

TDERR

Time and/or Date Free Running Error

0 (CORRECT): The internal free running counters are carrying valid values since the last read of the Status Register (RTC_SR).

1 (ERR_TIMEDATE): The internal free running counters have been corrupted (invalid date or time, non-BCD values) since the last read and/or they are still invalid.

Links

()