Regviz

Atmel /ATSAM4S4B /SSC /SR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Atmel/AT91SAM9G10/SSC1/SR#0x0

31282724232019161512118743000000000000000000000000000000000000000000 (TXRDY)TXRDY0 (TXEMPTY)TXEMPTY0 (ENDTX)ENDTX0 (TXBUFE)TXBUFE0 (RXRDY)RXRDY0 (OVRUN)OVRUN0 (ENDRX)ENDRX0 (RXBUFF)RXBUFF0 (CP0)CP00 (CP1)CP10 (TXSYN)TXSYN0 (RXSYN)RXSYN0 (TXEN)TXEN0 (RXEN)RXEN

Description

Status Register

Fields

TXRDY

Transmit Ready
TXEMPTY

Transmit Empty
ENDTX

End of Transmission
TXBUFE

Transmit Buffer Empty
RXRDY

Receive Ready
OVRUN

Receive Overrun
ENDRX

End of Reception
RXBUFF

Receive Buffer Full
CP0

Compare 0
CP1

Compare 1
TXSYN

Transmit Sync
RXSYN

Receive Sync
TXEN

Transmit Enable
RXEN

Receive Enable

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data