Regviz

Atmel /ATSAM4S4B /WDT /MR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as MR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Atmel/AT91SAM9G20/WDT/MR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0WDV0 (WDFIEN)WDFIEN 0 (WDRSTEN)WDRSTEN 0 (WDRPROC)WDRPROC 0 (WDDIS)WDDIS 0WDD0 (WDDBGHLT)WDDBGHLT 0 (WDIDLEHLT)WDIDLEHLT

Description

Mode Register

Fields

WDV

Watchdog Counter Value
WDFIEN

Watchdog Fault Interrupt Enable
WDRSTEN

Watchdog Reset Enable
WDRPROC

Watchdog Reset Processor
WDDIS

Watchdog Disable
WDD

Watchdog Delta Value
WDDBGHLT

Watchdog Debug Halt
WDIDLEHLT

Watchdog Idle Halt

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data