Regviz

Atmel /ATSAMA5D34 /SPI0 /SR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Atmel/ATSAM3N00A/SPI/SR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (RDRF)RDRF 0 (TDRE)TDRE 0 (MODF)MODF 0 (OVRES)OVRES 0 (NSSR)NSSR 0 (TXEMPTY)TXEMPTY 0 (UNDES)UNDES 0 (SPIENS)SPIENS

Description

Status Register

Fields

RDRF

Receive Data Register Full
TDRE

Transmit Data Register Empty
MODF

Mode Fault Error
OVRES

Overrun Error Status
NSSR

NSS Rising
TXEMPTY

Transmission Registers Empty
UNDES

Underrun Error Status (Slave Mode Only)
SPIENS

SPI Enable Status

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data