Atmel /ATSAMA5D35 /UDPHS /EPTCTLENB5_ISOENDPT

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as EPTCTLENB5_ISOENDPT

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (EPT_ENABL)EPT_ENABL 0 (AUTO_VALID)AUTO_VALID 0 (INTDIS_DMA)INTDIS_DMA 0 (DATAX_RX)DATAX_RX 0 (MDATA_RX)MDATA_RX 0 (ERR_OVFLW)ERR_OVFLW 0 (RXRDY_TXKL)RXRDY_TXKL 0 (TX_COMPLT)TX_COMPLT 0 (TXRDY_TRER)TXRDY_TRER 0 (ERR_FL_ISO)ERR_FL_ISO 0 (ERR_CRC_NTR)ERR_CRC_NTR 0 (ERR_FLUSH)ERR_FLUSH 0 (BUSY_BANK)BUSY_BANK 0 (SHRT_PCKT)SHRT_PCKT

Description

UDPHS Endpoint Control Enable Register (endpoint = 5)

Fields

EPT_ENABL

Endpoint Enable

AUTO_VALID

Packet Auto-Valid Enable

INTDIS_DMA

Interrupts Disable DMA

DATAX_RX

DATAx Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)

MDATA_RX

MDATA Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)

ERR_OVFLW

Overflow Error Interrupt Enable

RXRDY_TXKL

Received OUT Data Interrupt Enable

TX_COMPLT

Transmitted IN Data Complete Interrupt Enable

TXRDY_TRER

TX Packet Ready/Transaction Error Interrupt Enable

ERR_FL_ISO

Error Flow Interrupt Enable

ERR_CRC_NTR

ISO CRC Error/Number of Transaction Error Interrupt Enable

ERR_FLUSH

Bank Flush Error Interrupt Enable

BUSY_BANK

Busy Bank Interrupt Enable

SHRT_PCKT

Short Packet Send/Short Packet Interrupt Enable

Links

()