Fujitsu /MB9AF10xR /EXBUS /TIM0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as TIM0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0RACC0RADC0FRADC0RIDLC0WACC0WADC0WWEC0WIDLC

Description

Timing Register 0

Fields

RACC

Read Access Cycle

RADC

Read Address Setup cycle

FRADC

First Read Address Cycle

RIDLC

Read Idle Cycle

WACC

Write Access Cycle

WADC

Write Address Setup cycle

WWEC

Write Enable Cycle

WIDLC

Write Idle Cycle

Links

()