Cut and paste this URL to share the unmodified register and value:
https://regviz.com/r/Fujitsu/MB9AFAAxN/EXTI/NMICL#0x0
Non Maskable Interrupt Clear Register
NMI interrupt cause clear bit
https://github.com/cmsis-svd/cmsis-svd-data