Regviz

Fujitsu /MB9AF34xM /EXBUS /DCLKR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DCLKR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Fujitsu/S6E2CC/EXBUS/DCLKR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0MDIV0 (MCLKON)MCLKON

Description

Division Clock Register

Fields

MDIV

MCLK Division Ratio Setup
MCLKON

MCLK ON

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data