Regviz

Fujitsu /MB9AFA3xM /HDMICEC0 /RCLESW

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RCLESW

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Spansion/MB9AFB4xL/HDMICEC0/RCLESW#0x0

7 43 0 0 00 0 0 0 0 0 0 0 0RCLESW

Description

Minimum Data Bit Width Setting Register

Fields

RCLESW

Minimum data bit width setting bits

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data