Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text
Description
Hardware Watchdog Timer Control Register
Fields
INTEN | Hardware watchdog interrupt and counter enable bit
|
RESEN | Hardware watchdog reset enable bit
|
Links
(
)