Regviz

Fujitsu /MB9BF12xM /CRG /APBC1_PSR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as APBC1_PSR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Fujitsu/MB9AFB4xM/CRG/APBC1_PSR#0x0

7 43 0 0 00 0 0 0 0 0 0 0 0APBC1 0 (APBC1RST)APBC1RST 0 (APBC1EN)APBC1EN

Description

APB1 Prescaler Register

Fields

APBC1

APB1 bus clock frequency division ratio setting bit
APBC1RST

APB1 bus reset control bit
APBC1EN

APB1 clock enable bit

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data