Cut and paste this URL to share the unmodified register and value:
https://regviz.com/r/Fujitsu/MB9BF61xT/ETHERNET_MAC0/mmc_ipc_intr_rx#0x0
MMC Receive Checksum Offload Interrupt Register
https://github.com/cmsis-svd/cmsis-svd-data