Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text
Description
USB/Ethernet-PLL Control Register 4
Fields
| UPLLN | Frequency division ratio (N) setting bit of the USB/Ethernet-PLL clock
|
Links
(
)