Regviz

Fujitsu /MB9BF31xS /CRG /PLL_CTL2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PLL_CTL2

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Fujitsu/MB9AFB4xM/CRG/PLL_CTL2#0x0

7 43 0 0 00 0 0 0 0 0 0 0 0PLLN

Description

PLL Control Register 2

Fields

PLLN

PLL feedback frequency division ratio setting bit

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data