Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text
Description
USB/Ethernet-PLL Control Register 5
Fields
| UPLLM | Frequency division ratio (M) setting bit of the USB/Ethernet-PLL clock
|
Links
(
)