Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text
Description
USB-PLL Control Register 3
Fields
UPLLK | Frequency division ratio (K) setting bit of the USB-PLL clock
|
Links
(
)