Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text
Description
USB/Ethernet-PLL Control Register 3
Fields
| UPLLK | Frequency division ratio (K) setting bit of the USB/Ethernet-PLL clock
|
Links
(
)