Cut and paste this URL to share the unmodified register and value:
https://regviz.com/r/Fujitsu/MB9AFB4xM/CRG/PLL_CTL2#0x0
PLL Control Register 2
PLL feedback frequency division ratio setting bit
https://github.com/cmsis-svd/cmsis-svd-data