Cut and paste this URL to share the unmodified register and value:
https://regviz.com/r/Fujitsu/MB9AF13xN/RTC/WTDIVEN#0x0
Divider Output Enable Register
Divider enable bit
Divider status bit
https://github.com/cmsis-svd/cmsis-svd-data