Regviz

Fujitsu /MB9BF61xT /ETHERNET_MAC0 /LPICSR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as LPICSR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Fujitsu/MB9BF61xT/ETHERNET_MAC0/LPICSR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (TLPIEN)TLPIEN 0 (TLPIEX)TLPIEX 0 (RLPIEN)RLPIEN 0 (RLPIEX)RLPIEX 0 (TLPIST)TLPIST 0 (RLPIST)RLPIST 0 (LPIEN)LPIEN 0 (PLS)PLS 0 (PLSEN)PLSEN 0 (LPITXA)LPITXA

Description

LPI Control and Status Register

Fields

TLPIEN

Transmit LPI Entry
TLPIEX

Transmit LPI Exit
RLPIEN

Receive LPI Entry
RLPIEX

Receive LPI Exit
TLPIST

Transmit LPI State
RLPIST

Receive LPI State
LPIEN

LPI Enable
PLS

PHY Link Status
PLSEN

PHY Link Status Enable
LPITXA

LPI TX Automate

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data