Regviz

Fujitsu /S6E2CC /ADC0 /ADCEN

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ADCEN

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Fujitsu/MB9B160L/ADC0/ADCEN#0x0

15 1211 87 43 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ENBL)ENBL 0 (READY)READY 0ENBLTIME

Description

A/D Operation Enable Setup Register

Fields

ENBL

A/D operation enable bit
READY

A/D operation enable state bit
ENBLTIME

Operation enable state transition cycle selection bits

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data