Infineon /XMC1300 /BCCU0_CH0 /CHCONFIG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CHCONFIG

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0PKTH0 (value1)PEN 0 (value1)DSEL0 (value1)DBP 0 (value1)GEN 0 (value1)WEN 0 (value1)TRED 0 (value1)ENFT 0LINPRES

ENFT=value1, WEN=value1, DBP=value1, DSEL=value1, TRED=value1, PEN=value1, GEN=value1

Description

Channel Configuration

Fields

PKTH

Packer Threshold

PEN

Packer Enable

0 (value1): The packer is not used

1 (value2): On-time and off-time counters are running and the packed output bitstream with the packer trigger are generated.

DSEL

Dimming Select

0 (value1): Dimming Engine 0

1 (value2): Dimming Engine 1

2 (value3): Dimming Engine 2

7 (value8): Global Dimming Level

DBP

Dimming Input Bypass

0 (value1): Channel brightness is the product of the selected dimming input and the channel intensity

1 (value2): No dimming input is used, channel brightness is only determined by the channel intensity level

GEN

Gating Enable

0 (value1): Gating function is disabled, the input signal (BCCU.INy) has no effect

1 (value2): Gating function is enabled, the output gating signal is BCCU.INy

WEN

Flicker Watchdog Enable

0 (value1): The flicker watchdog is not used

1 (value2): The flicker watchdog is active and limits the number of consecutive zeroes at the sigma-delta modulator output according to GLOBCON.WDMBN

TRED

Trigger Edge

0 (value1): Channel triggers occur on channel output transition from passive to active level

1 (value2): Channel triggers occur on channel output transition from active to passive level

ENFT

Forced Trigger Enable

0 (value1): No forced trigger is generated

1 (value2): The trigger generator generates a trigger if the output of the sigma-delta modulator hasn’t changed state for 256 bit times; only takes effect if the packer is disabled (PEN=0)

LINPRES

Linear Walker Clock Prescaler

Links

()