Regviz

Infineon /XMC1300 /MATH /EVFCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as EVFCR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Infineon/XMC1400/MATH/EVFCR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (value1)DIVEOCC 0 (value1)DIVERRC 0 (value1)CDEOCC 0 (value1)CDERRC

DIVEOCC=value1, DIVERRC=value1, CDEOCC=value1, CDERRC=value1

Description

Event Flag Clear Register

Fields

DIVEOCC

Divider End of Calculation Event Flag Clear

0 (value1): No effect.

1 (value2): Clears the Divider end of calculation event flag in EVFR register.
DIVERRC

Divider Error Event Flag Clear

0 (value1): No effect.

1 (value2): Clears the Divider error event flag in EVFR register.
CDEOCC

CORDIC End of Calculation Event Flag Clear

0 (value1): No effect.

1 (value2): Clears the CORDIC end of calculation event flag in EVFR register.
CDERRC

CORDIC Error Event Flag Clear

0 (value1): No effect.

1 (value2): Clears the CORDIC error event flag in EVFR register.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data