Regviz

Infineon /XMC1300 /MATH /EVIER

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as EVIER

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Infineon/IMC300A/MATH/EVIER#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (value1)DIVEOCIEN 0 (value1)DIVERRIEN 0 (value1)CDEOCIEN 0 (value1)CDERRIEN

DIVERRIEN=value1, CDEOCIEN=value1, DIVEOCIEN=value1, CDERRIEN=value1

Description

Event Interrupt Enable Register

Fields

DIVEOCIEN

Divider End of Calculation Interrupt Enable

0 (value1): Divider end of calculation interrupt generation is disabled.

1 (value2): Divider end of calculation interrupt generation is enabled.
DIVERRIEN

Divider Error Interrupt Enable

0 (value1): Divider error interrupt generation is disabled

1 (value2): Divider error interrupt generation is enabled
CDEOCIEN

CORDIC End of Calculation Interrupt Enable

0 (value1): CORDIC end of calculation interrupt generation is disabled.

1 (value2): CORDIC end of calculation interrupt generation is enabled.
CDERRIEN

CORDIC Error Interrupt Enable

0 (value1): CORDIC error interrupt generation is disabled

1 (value2): CORDIC error interrupt generation is enabled

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data