Regviz

Infineon /XMC1300 /PORT1 /OMR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as OMR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Infineon/XMC1200/PORT1/OMR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (PS0)PS0 0 (PS1)PS1 0 (PS2)PS2 0 (PS3)PS3 0 (PS4)PS4 0 (PS5)PS5 0 (PS6)PS6 0 (PR0)PR0 0 (PR1)PR1 0 (PR2)PR2 0 (PR3)PR3 0 (PR4)PR4 0 (PR5)PR5 0 (PR6)PR6

Description

Port 1 Output Modification Register

Fields

PS0

Port 1 Set Bit 0
PS1

Port 1 Set Bit 1
PS2

Port 1 Set Bit 2
PS3

Port 1 Set Bit 3
PS4

Port 1 Set Bit 4
PS5

Port 1 Set Bit 5
PS6

Port 1 Set Bit 6
PR0

Port 1 Reset Bit 0
PR1

Port 1 Reset Bit 1
PR2

Port 1 Reset Bit 2
PR3

Port 1 Reset Bit 3
PR4

Port 1 Reset Bit 4
PR5

Port 1 Reset Bit 5
PR6

Port 1 Reset Bit 6

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data