Infineon /XMC1300 /POSIF0 /RPFLG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RPFLG

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (RCHE)RCHE 0 (RWHE)RWHE 0 (RHIE)RHIE 0 (RMST)RMST 0 (RINDX)RINDX 0 (RERR)RERR 0 (RCNT)RCNT 0 (RDIR)RDIR 0 (RPCLK)RPCLK

Description

CORDIC Coprocessor Interrupt Clear

Fields

RCHE

Correct Hall Event flag clear

RWHE

Wrong Hall Event flag clear

RHIE

Hall Inputs Update Event flag clear

RMST

Multi-Channel Pattern shadow transfer flag clear

RINDX

Quadrature Index flag clear

RERR

Quadrature Phase Error flag clear

RCNT

Quadrature CLK flag clear

RDIR

Quadrature Direction flag clear

RPCLK

Quadrature period clock flag clear

Links

()