Regviz

Infineon /XMC1300 /PPB /SHCSR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SHCSR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Infineon/XMC1200/PPB/SHCSR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (value1)SVCALLPENDED

SVCALLPENDED=value1

Description

System Handler Control and State Register

Fields

SVCALLPENDED

SVCall Pending bit

0 (value1): SVCall is not pending.

1 (value2): SVCall is pending.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data