Regviz

Infineon /XMC1300 /SCU_GENERAL /MIRRSTS

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as MIRRSTS

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Infineon/XMC1400/SCU_GENERAL/MIRRSTS#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (RTC_CTR)RTC_CTR 0 (RTC_ATIM0)RTC_ATIM0 0 (RTC_ATIM1)RTC_ATIM1 0 (RTC_TIM0)RTC_TIM0 0 (RTC_TIM1)RTC_TIM1

Description

Mirror Update Status Register

Fields

RTC_CTR

RTC CTR Mirror Register Update Status
RTC_ATIM0

RTC ATIM0 Mirror Register Update Status
RTC_ATIM1

RTC ATIM1 Mirror Register Update Status
RTC_TIM0

RTC TIM0 Mirror Register Update Status
RTC_TIM1

RTC TIM1 Mirror Register Update Status

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data