Regviz

Infineon /XMC4100 /SCU_GENERAL /STCON

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as STCON

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Infineon/XMC4700/SCU_GENERAL/STCON#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (value1)HWCON 0 (value1)SWCON

HWCON=value1, SWCON=value1

Description

Startup Configuration Register

Fields

HWCON

HW Configuration

0 (value1): Normal mode, JTAG

1 (value2): ASC BSL enabled

2 (value3): BMI customized boot enabled

3 (value4): CAN BSL enabled
SWCON

SW Configuration

0 (value1): Normal mode, boot from Boot ROM

1 (value2): ASC BSL enabled

2 (value3): BMI customized boot enabled

3 (value4): CAN BSL enabled

4 (value5): Boot from Code SRAM

8 (value6): Boot from alternate Flash Address 0

12 (value7): Boot from alternate Flash Address 1

14 (value8): Enable fallback Alternate Boot Mode (ABM)

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data