Infineon /XMC4200 /CCU80 /GCSC

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as GCSC

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (S0SC)S0SC 0 (S0DSC)S0DSC 0 (S0PSC)S0PSC 0 (S1SC)S1SC 0 (S1DSC)S1DSC 0 (S1PSC)S1PSC 0 (S2SC)S2SC 0 (S2DSC)S2DSC 0 (S2PSC)S2PSC 0 (S3SC)S3SC 0 (S3DSC)S3DSC 0 (S3PSC)S3PSC 0 (S0ST1C)S0ST1C 0 (S1ST1C)S1ST1C 0 (S2ST1C)S2ST1C 0 (S3ST1C)S3ST1C 0 (S0ST2C)S0ST2C 0 (S1ST2C)S1ST2C 0 (S2ST2C)S2ST2C 0 (S3ST2C)S3ST2C

Description

Global Channel Clear

Fields

S0SC

Slice 0 shadow transfer request clear

S0DSC

Slice 0 Dither shadow transfer clear

S0PSC

Slice 0 Prescaler shadow transfer clear

S1SC

Slice 1 shadow transfer clear

S1DSC

Slice 1 Dither shadow transfer clear

S1PSC

Slice 1 Prescaler shadow transfer clear

S2SC

Slice 2 shadow transfer clear

S2DSC

Slice 2 Dither shadow transfer clear

S2PSC

Slice 2 Prescaler shadow transfer clear

S3SC

Slice 3 shadow transfer clear

S3DSC

Slice 3 Dither shadow transfer clear

S3PSC

Slice 3 Prescaler shadow transfer clear

S0ST1C

Slice 0 status bit 1 clear

S1ST1C

Slice 1 status bit 1 clear

S2ST1C

Slice 2 status bit 1 clear

S3ST1C

Slice 3 status bit 1 clear

S0ST2C

Slice 0 status bit 2 clear

S1ST2C

Slice 1 status bit 2 clear

S2ST2C

Slice 2 status bit 2 clear

S3ST2C

Slice 3 status bit 2 clear

Links

()