Regviz

Infineon /XMC4200 /PPB /NVIC_ICER0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as NVIC_ICER0

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Infineon/XMC4700/PPB/NVIC_ICER0#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (value3)CLRENA

CLRENA=value3

Description

Interrupt Clear-enable Register 0

Fields

CLRENA

Interrupt clear-enable bits.

0 (value3): interrupt disabled

1 (value4): interrupt enabled.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data