Regviz

Infineon /XMC4200 /PPB /NVIC_ISPR2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as NVIC_ISPR2

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Infineon/XMC4700/PPB/NVIC_ISPR2#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (value3)SETPEND

SETPEND=value3

Description

Interrupt Set-pending Register 2

Fields

SETPEND

Interrupt set-pending bits.

0 (value3): interrupt is not pending

1 (value4): interrupt is pending.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data