Regviz

Infineon /XMC4200 /SCU_GENERAL /G1ORCEN

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as G1ORCEN

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Infineon/XMC4700/SCU_GENERAL/G1ORCEN#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (value1)ENORC6 0 (value1)ENORC7

ENORC7=value1, ENORC6=value1

Description

Out of Range Comparator Enable Register 1

Fields

ENORC6

Enable Out of Range Comparator, Channel 6

0 (value1): Disabled

1 (value2): Enabled
ENORC7

Enable Out of Range Comparator, Channel 7

0 (value1): Disabled

1 (value2): Enabled

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data